24
9151AINDCO07/09
ATA8742
The fast-access Register File contains 32 x 8-bit general purpose working registers with a single
clock cycle access time. This allows single-cycle Arithmetic Logic Unit (ALU) operation. In a typ-
ical ALU operation, two operands are output from the Register File, the operation is executed,
and the result is stored back in the Register File  in one clock cycle.
Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data
Space addressing  enabling efficient address calculations. One of the these address pointers
can also be used as an address pointer for look up tables in Flash Program memory. These
added function registers are the 16-bit X-, Y-, and Z-register, described later in this section.
The ALU supports arithmetic and logic operations between registers or between a constant and
a register. Single register operations can also be executed in the ALU. After an arithmetic opera-
tion, the Status Register is updated to reflect information about the result of the operation.
Program flow is provided by conditional and unconditional jump and call instructions, able to
directly address the whole address space. Most AVR instructions have a single 16-bit word for-
mat. Every Program memory address contains a 16- or 32-bit instruction.
During interrupts and subroutine calls, the return address Program Counter (PC) is stored on the
Stack. The Stack is effectively allocated in the general data SRAM, and consequently the Stack
size is only limited by the total SRAM size and the usage of the SRAM. All user programs must
initialize the SP in the Reset routine (before subroutines or interrupts are executed). The Stack
Pointer (SP) is read/write accessible in the I/O space. The data SRAM can easily be accessed
through the five different addressing modes supported in the AVR architecture.
The memory spaces in the AVR architecture are all linear and regular memory maps.
A flexible interrupt module has its control registers in the I/O space with an additional Global
Interrupt Enable bit in the Status Register. All interrupts have a separate Interrupt Vector in the
Interrupt Vector table. The interrupts have priority in accordance with their Interrupt Vector posi-
tion. The lower the Interrupt Vector address, the higher the priority.
The I/O memory space contains 64 addresses for CPU peripheral functions as Control Regis-
ters, SPI, and other I/O functions. The I/O memory can be accessed directly, or as the Data
Space locations following those of the Register File, 0x20 - 0x5F.
12.3   ALU  Arithmetic Logic Unit
The high-performance AVR ALU operates in direct connection with all the 32 general purpose
working registers. Within a single clock cycle, arithmetic operations between general purpose
registers or between a register and an immediate are executed. The ALU operations are divided
into three main categories  arithmetic, logical, and bit-functions. Some implementations of the
architecture also provide a powerful multiplier supporting both signed/unsigned multiplication
and fractional format. See the Instruction Set section for a detailed description.
12.4   Status Register
The Status Register contains information about the result of the most recently executed arithme-
tic instruction. This information can be used for altering program flow in order to perform
conditional operations. Note that the Status Register is updated after all ALU operations, as
specified in the Instruction Set Reference. This will in many cases remove the need for using the
dedicated compare instructions, resulting in faster and more compact code.
The Status Register is not automatically stored when entering an interrupt routine and restored
when returning from an interrupt. This must be handled by software.
相关PDF资料
ATA8743-PXQW MCU W/TRANSMITTER ASK/FSK 24QFN
ATAVRRZ200 KIT DEMO AT86RF230
AV101-12LF ATTENUATOR HIP3 0.70-1GHZ 8-SOIC
AV102-12LF ATTENUATOR HIP3 1.7-2GHZ 8SOIC
AV113-12LF ATTENUATOR HIP3 2.1-2.3GHZ 8SOIC
AXUV100G SENSOR ELECTRON DETECTION
B0205F50200AHF XFRMR BALUN RF 200-500MHZ 1608
B0310J50100AHF XFRMR BALUN RF 300-1000MHZ 0805
相关代理商/技术参数
ATA8743 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Microcontroller with UHF ASK/FSK Transmitter
ATA8743C- PXQW 功能描述:8位微控制器 -MCU Embedded uC incl RF Tx for 315 MHz RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ATA8743C-PXQW 制造商:Atmel Corporation 功能描述:EMBEDDED ?C INCL RF TX FOR 868 MHZ - Trays 制造商:Atmel Corporation 功能描述:EMBEDDED C INCL 868MHZ TX
ATA8743C-PXQW-1 功能描述:EMBEDDED INCL RF TX FOR 868 MHZ 制造商:microchip technology 系列:- 包装:剪切带(CT) 零件状态:在售 频率:868MHz ~ 928MHz 应用:通用 调制或协议:UHF 数据速率(最大值):32kbps 功率 - 输出:5.5dBm 电流 - 传输:9.8mA 数据接口:SPI 天线连接器:PCB,表面贴装 存储容量:4kB 闪存,256B EEPROM,256B SRAM 特性:- 电压 - 电源:2 V ~ 4 V 工作温度:-40°C ~ 85°C 封装/外壳:24-VQFN 裸露焊盘 标准包装:1
ATA8743-PXQW 功能描述:8位微控制器 -MCU Embedded uC incl RF Tx for 315 MHz RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ATAB5275 功能描述:射频开发工具 LF Tx Antenna driver board (TPMS) RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
ATAB5276 功能描述:射频开发工具 1A Antenna Driver Demoboard RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
ATAB5278 功能描述:射频开发工具 LF Tx Antenna driver board (PEG) RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V